• Home
  • News
  • Tutorials
  • Analysis
  • About
  • Contact

TechEnablement

Education, Planning, Analysis, Code

  • CUDA
    • News
    • Tutorials
    • CUDA Study Guide
  • OpenACC
    • News
    • Tutorials
    • OpenACC Study Guide
  • Xeon Phi
    • News
    • Tutorials
    • Intel Xeon Phi Study Guide
  • OpenCL
    • News
    • Tutorials
    • OpenCL Study Guide
  • Web/Cloud
    • News
    • Tutorials
You are here: Home / Analysis / Fujitsu and Oracle SPARC64 – The Same Chip Distinguished by the Interconnect?

Fujitsu and Oracle SPARC64 – The Same Chip Distinguished by the Interconnect?

August 13, 2014 by Rob Farber Leave a Comment

Fujitsu recently reported on their exascale path for SPARC64, which is interesting for HPC but unclear about the enterprise. Meanwhile, Oracle announced details of their Sparc M7 processor. It is not clear if the Oracle and Fujutsu SPARC64 chips are essentially the same -with the exception of the Tofu 2 vs. Bixby interconnect. We know that the Tofu Interconnect is a proprietary six-dimensional torus interconnect used in the K computer. Presumably the Tofu 2 is just a faster version.  Note a 6-dimensional Torus interconnect is optimized for 3D calculations, which represents an area of extreme HPC interest as exemplified by the announced $174M USD Trinity 42 PF/s machine. In contrast, the Bixby interconnect another proprietary interconnect is geared more towards enterprise applications (e.g. a 384-port interconnect, that has 3 TB/sec of bandwidth linking the system together in a 32-way setup).

For more information Timothy Prickett Morgan at EnterpriseTech just published a nice article about the Oracle Sparc M7, “Oracle Cranks Up The Cores To 32 With Sparc M7 Chip“:

click to view article

Share this:

  • Twitter

Filed Under: Analysis, Featured news, News

Leave a Reply Cancel reply

Your email address will not be published. Required fields are marked *

Tell us you were here

Recent Posts

Farewell to a Familiar HPC Friend

May 27, 2020 By Rob Farber Leave a Comment

TechEnablement Blog Sunset or Sunrise?

February 12, 2020 By admin Leave a Comment

The cornerstone is laid – NVIDIA acquires ARM

September 13, 2020 By Rob Farber Leave a Comment

Third-Party Use Cases Illustrate the Success of CPU-based Visualization

April 14, 2018 By admin Leave a Comment

More Tutorials

Learn how to program IBM’s ‘Deep-Learning’ SyNAPSE chip

February 5, 2016 By Rob Farber Leave a Comment

Free Intermediate-Level Deep-Learning Course by Google

January 27, 2016 By Rob Farber Leave a Comment

Intel tutorial shows how to view OpenCL assembly code

January 25, 2016 By Rob Farber Leave a Comment

More Posts from this Category

Top Posts & Pages

  • A Try-Before-You-Code Linear Regression Method Claims 32% Error Predicting GPU Perf
  • Accelerating the Traveling Salesman Problem with GPUs and Intel Xeon Phi
  • NVIDIA GTC 2018 Shrewdly Incremental to Position NVDA Stock for Massive Growth
  • Fujitsu and Oracle SPARC64 - The Same Chip Distinguished by the Interconnect?
  • Third-Party Use Cases Illustrate the Success of CPU-based Visualization

Archives

© 2026 · techenablement.com