• Home
  • News
  • Tutorials
  • Analysis
  • About
  • Contact

TechEnablement

Education, Planning, Analysis, Code

  • CUDA
    • News
    • Tutorials
    • CUDA Study Guide
  • OpenACC
    • News
    • Tutorials
    • OpenACC Study Guide
  • Xeon Phi
    • News
    • Tutorials
    • Intel Xeon Phi Study Guide
  • OpenCL
    • News
    • Tutorials
    • OpenCL Study Guide
  • Web/Cloud
    • News
    • Tutorials
You are here: Home / Archives for Xeon Phi / News

TACC Accepting Summer Internship Applications

January 28, 2015 by Rob Farber Leave a Comment

TACC is now accepting applications for the 2015 Research Experience for Undergraduates (REU) from June 1 to August 1, 2015. This summer, 10 undergraduate students from across the United States majoring in science and engineering will be immersed in training at UT Austin to become the next generation of ‘game changers.' Participants will explore grand challenges including … [Read more...]

Kriging Interpolation Exhibits Strong Scaling Across GPUs

January 17, 2015 by Rob Farber Leave a Comment

Geostatistical interpolation (Kriging) can be useful in a great number of applications where high fidelity models are required for mapping spatial effects and making predictions based on observations. It is widely utilized in the domain of spatial analysis and computer experiments and heavily used by the US  Air Force and GIS services. The following images by Yang, et. al. … [Read more...]

PathScale EKO 5 Compiler Adds Support for ARM and C++11

January 9, 2015 by Rob Farber Leave a Comment

PathScale - a well-known  provider of one of the industry's highest-performance 64-bit C, C++, and Fortran compilers - has added support for ARM and C++11 in their EKOPath 5 compiler suite. “We are pleased to provide the ARM HPC ecosystem with our new EKOPath compiler,” said Christopher Bergstrom, the PathScale Chief Technology Officer. “Our C/Fortran compiler and BLAS … [Read more...]

Free eBook – Optimizing HPC Applications with Intel Cluster Tools

December 15, 2014 by Rob Farber Leave a Comment

Amazon is offering a free Kindle edition of the book, “Optimizing HPC Applications with Intel Cluster Tools" by Alexander Supalov, Andrey Semin, Michael Klemm, and Christopher Dahnken. Table of Contents Foreword by Bronis de Supinski, CTO, Livermore Computing, LLNL Introduction Chapter 1: No Time to Read this Book? Chapter 2: Overview of Platform … [Read more...]

Intel Xeon Phi Used in Australia’s DUG Oil and Gas Supercomputer

December 15, 2014 by Rob Farber Leave a Comment

Equivalent to the 8th largest system in the world, Perth Australia's DownUnder GeoSolutions (DUG) has purchased a large Intel Xeon Phi equipped supercomputer from SGI for Oil and Gas applications. This system augments TF/s capable workstations also equipped with Intel Xeon Phi devices. DownUnder notes that all their software has been rewritten to use coprocessors with 6x - 10x … [Read more...]

CreativeC GPU And Intel Xeon Phi Cluster For SC14 Class Runs Mobile In Van

November 14, 2014 by Rob Farber Leave a Comment

Our all-day class at SC14 on Sunday November 16, “From ‘Hello World’ to Exascale Using x86, GPUs and Intel Xeon Phi Coprocessors” (tut106s1) received more than double our expected enrollment! Students will be able to run on both Intel Xeon Phi and GPU supercomputers at TACC via an Xsede allocation (thank you very much) and on a CreativeC supercomputer and visualization cluster … [Read more...]

Under $200 Intel Xeon Phi

November 13, 2014 by Rob Farber Leave a Comment

For a limited time Intel is selling Intel® Xeon Phi™ Coprocessor 31S1P for under $200.  This offer is designed for Software developers to cost-effectively purchase systems or clusters from OEMs to modernize their code for greater levels of performance. See one of the OEMs at this link, or Intel your rep for eligibility requirements. Additionally, as part of this developer … [Read more...]

Sparse matrix-vector multiplication: parallelization and vectorization

November 10, 2014 by Rob Farber Leave a Comment

The chapter authors (Albert-Jan N. Yzelman, Dirk Roose, and Karl Meerbergen) note that, "Current hardware trends lead to an increasing width of vector units as well as to decreasing effective bandwidth-per-core. For sparse computations these two trends conflict.”  For this reason they designed a usable and efficient data structure for vectorized sparse computations  on … [Read more...]

Heterogeneous MPI Optimization With ITAC

November 6, 2014 by Rob Farber Leave a Comment

This chapter focuses on the workload balance of MPI applications running in heterogeneous cluster environment consisting of Intel Xeon processors and Intel Xeon Phi coprocessors in a financial industry application that calculates Asian option payoffs. Three cases are considered: unbalanced symmetric MPI code, manual balancing with pre-calculated performances of the cluster … [Read more...]

Profiling Guided Optimization On Intel Xeon Phi

November 5, 2014 by Rob Farber Leave a Comment

This chapter in High Performance Parallelism Pearls by Andrey Vladimirov focuses on the use of Intel VTune Amplifier XE reports to understand where to apply optimization on matrix transposition, a small and self-contained workload of great practical value. The optimization process applied to the code relies exclusively on programming in a high-level language plus utilization of … [Read more...]

« Previous Page
Next Page »

Tell us you were here

Recent Posts

Farewell to a Familiar HPC Friend

May 27, 2020 By Rob Farber Leave a Comment

TechEnablement Blog Sunset or Sunrise?

February 12, 2020 By admin Leave a Comment

The cornerstone is laid – NVIDIA acquires ARM

September 13, 2020 By Rob Farber Leave a Comment

Third-Party Use Cases Illustrate the Success of CPU-based Visualization

April 14, 2018 By admin Leave a Comment

More Tutorials

Learn how to program IBM’s ‘Deep-Learning’ SyNAPSE chip

February 5, 2016 By Rob Farber Leave a Comment

Free Intermediate-Level Deep-Learning Course by Google

January 27, 2016 By Rob Farber Leave a Comment

Intel tutorial shows how to view OpenCL assembly code

January 25, 2016 By Rob Farber Leave a Comment

More Posts from this Category

Top Posts & Pages

  • Rob Farber
  • NVIDIA GTC'17 announcements make them a complete 'soup to nuts' solution for specialized deep-learning applications
  • Altera OpenCL Programmable FPGA Talks QPI, HMC, and 100G Optical Interconnect
  • GCC 4.9.1 Adds OpenMP 4.0 Fortran Support for Multicore
  • Multiple OpenACC Hackathons Scheduled Around the World

Archives

© 2026 · techenablement.com