• Home
  • News
  • Tutorials
  • Analysis
  • About
  • Contact

TechEnablement

Education, Planning, Analysis, Code

  • CUDA
    • News
    • Tutorials
    • CUDA Study Guide
  • OpenACC
    • News
    • Tutorials
    • OpenACC Study Guide
  • Xeon Phi
    • News
    • Tutorials
    • Intel Xeon Phi Study Guide
  • OpenCL
    • News
    • Tutorials
    • OpenCL Study Guide
  • Web/Cloud
    • News
    • Tutorials
You are here: Home / News / NESAP – The NERSC Exascale Science Application Program – Eight Post-doc Positions to be Filled

NESAP – The NERSC Exascale Science Application Program – Eight Post-doc Positions to be Filled

August 11, 2014 by Rob Farber Leave a Comment

DOE’s Office of Science is the single largest supporter of basic research in the physical sciences in the United States, and is working to address some of the most pressing challenges of our time. NERSC is currently hiring eight post-docs to assist this effort. The NESAP program at NERSC  addresses the software issues that will arise as scientists adapt their applications to take advantage of exascale hardare. The NERSC Cori supercomputer – an Intel Knights Landing based system – is a major stepping stone on the Exascale roadmap. Through NESAP, NERSC will partner with approximately 20 application teams to help prepare codes for the Cori architecture. Announcements are expected this month (August 2014) naming the successful applicants. We expect some very interesting papers to come out of this project. A key news item in the NERSC announcement is the expected delivery of KNL hardware  in late 2015 along with the NERSC opening for eight post-docs. These early-career scientists will be assigned to science application teams to help research optimization strategies and help propel large NERSC applications toward exascale.

The NESAP teams will seek to meet the exascale challenges through broad-based user training, access to early development systems and application kernel deep dives with Cray and Intel specialists. In addition, NERSC and Cray have established a joint Center of Excellence to help users port and optimize target applications that will run on Cori. Application teams in NESAP will have access to the following:

  • A partner from NERSC’s Application Readiness team who will assist with code profiling and optimization
  • Access to Cray and Intel resources to help with code optimization.
  • Up to 1M MPP hours in 2014 and 2M MPP hours in 2015 for code testing, optimization, scaling and debugging on Edison
  • Early access to prototype Knights Landing processor hardware (expected in late 2015)
  • Early access and significant hours on the full Cori system (expected delivery mid-2016)
  • Opportunity for a Post-doctoral researcher to be placed within your application team. (NERSC will fund 8 Post-doctoral researchers and place each one within one of the 20 NESAP teams meaning that approximately 40% of NESAP applications teams will include a NERSC sponsored Post-doc.)

For more information about other exascale efforts:

  •  The OpenACC hackathon at ORNL is intended to introduce scientists to massively-parallel programming via pragmas.
Click to view article

Click to view article

  • The Farber mapping for deep-learning and numerical optimization that exhibits near-linear scaling and PF/s of performance (or TF/s on a single device). A teaching version  is freely downloadable from the farbopt github directory and is discussed in our Intel Xeon Phi tutorials – although the code runs on OpenMP, OpenACC, CUDA, plus Intel Xeon Phi. (Click here for more information about deep- and machine-learning.)
Click to view article

Click to view article

  • exaFMM a Fast Multipole Method library to speed applications that must quickly calculate the effects of long-range forces such as gravity or magnetism on discrete particles in a simulation.

Rio ExaFMM

 

Share this:

  • Twitter

Filed Under: News, News, Xeon Phi Tagged With: HPC, Intel Xeon Phi

Leave a Reply Cancel reply

Your email address will not be published. Required fields are marked *

Tell us you were here

Recent Posts

Farewell to a Familiar HPC Friend

May 27, 2020 By Rob Farber Leave a Comment

TechEnablement Blog Sunset or Sunrise?

February 12, 2020 By admin Leave a Comment

The cornerstone is laid – NVIDIA acquires ARM

September 13, 2020 By Rob Farber Leave a Comment

Third-Party Use Cases Illustrate the Success of CPU-based Visualization

April 14, 2018 By admin Leave a Comment

More Tutorials

Learn how to program IBM’s ‘Deep-Learning’ SyNAPSE chip

February 5, 2016 By Rob Farber Leave a Comment

Free Intermediate-Level Deep-Learning Course by Google

January 27, 2016 By Rob Farber Leave a Comment

Intel tutorial shows how to view OpenCL assembly code

January 25, 2016 By Rob Farber Leave a Comment

More Posts from this Category

Top Posts & Pages

  • Rob Farber
  • NVIDIA GTC'17 announcements make them a complete 'soup to nuts' solution for specialized deep-learning applications
  • Altera OpenCL Programmable FPGA Talks QPI, HMC, and 100G Optical Interconnect
  • Plesiochronous (Loosely Synchronous) Phasing Barriers To Avoid Thread Inefficiencies
  • AMD Firepro S9150 5 TF/s Single, 2.5 TF/s Double-Precision GPU and OpenCL 1.2 Support

Archives

© 2026 · techenablement.com