• Home
  • News
  • Tutorials
  • Analysis
  • About
  • Contact

TechEnablement

Education, Planning, Analysis, Code

  • CUDA
    • News
    • Tutorials
    • CUDA Study Guide
  • OpenACC
    • News
    • Tutorials
    • OpenACC Study Guide
  • Xeon Phi
    • News
    • Tutorials
    • Intel Xeon Phi Study Guide
  • OpenCL
    • News
    • Tutorials
    • OpenCL Study Guide
  • Web/Cloud
    • News
    • Tutorials
You are here: Home / News / TACC Intel Xeon Phi – MIC – User Group Meeting July 8-9

TACC Intel Xeon Phi – MIC – User Group Meeting July 8-9

June 6, 2014 by Rob Farber Leave a Comment

TACC is hosting a meeting of the Intel Xeon Phi user group (IXPug) in Austin, TX July 8-9, 2014. IXPug has been created to promote the exchange of user experiences in adopting and using the Phi processors. Registration is free and open until July 1, 2014. Attend IXPug to start or enhance your Xeon (X86) programming skills on the Intel Many Integrated Core (MIC) architecture, and expand your capabilities to adopt MIC technologies in HPC.

Calling IXPUG

Agenda (now available at https://www.ixpug.org/meetings/2014-user-meeting):

  • Invited speakers from HPC centers, application groups, Intel technology staff, vendors
  • Lightning Talks: 10-15 min covering application ports, practices, experiences, or tools (200-word abstract due by June 10, 2014, last-minute abstracts due July 1)
  • Round Table Discussions
  • Phi Programming Tutorial

Visit https://www.ixpug.org or contact the IXPUG organizers:

  • Melyssa Fratkin, mfratkin AT tacc.utexas.edu
  • Kent Milfeld, milfeld AT tacc.utexas.edu

Share this:

  • Twitter

Filed Under: News, News, Xeon Phi Tagged With: HPC, Intel, Intel Xeon Phi, x86

Leave a Reply Cancel reply

Your email address will not be published. Required fields are marked *

Tell us you were here

Recent Posts

Farewell to a Familiar HPC Friend

May 27, 2020 By Rob Farber Leave a Comment

TechEnablement Blog Sunset or Sunrise?

February 12, 2020 By admin Leave a Comment

The cornerstone is laid – NVIDIA acquires ARM

September 13, 2020 By Rob Farber Leave a Comment

Third-Party Use Cases Illustrate the Success of CPU-based Visualization

April 14, 2018 By admin Leave a Comment

More Tutorials

Learn how to program IBM’s ‘Deep-Learning’ SyNAPSE chip

February 5, 2016 By Rob Farber Leave a Comment

Free Intermediate-Level Deep-Learning Course by Google

January 27, 2016 By Rob Farber Leave a Comment

Intel tutorial shows how to view OpenCL assembly code

January 25, 2016 By Rob Farber Leave a Comment

More Posts from this Category

Top Posts & Pages

  • Rob Farber
  • NVIDIA GTC'17 announcements make them a complete 'soup to nuts' solution for specialized deep-learning applications
  • Altera OpenCL Programmable FPGA Talks QPI, HMC, and 100G Optical Interconnect
  • Plesiochronous (Loosely Synchronous) Phasing Barriers To Avoid Thread Inefficiencies
  • Facebook Open Source GPU FFT 1.5x Faster Than NVIDIA CUFFT

Archives

© 2026 · techenablement.com