• Home
  • News
  • Tutorials
  • Analysis
  • About
  • Contact

TechEnablement

Education, Planning, Analysis, Code

  • CUDA
    • News
    • Tutorials
    • CUDA Study Guide
  • OpenACC
    • News
    • Tutorials
    • OpenACC Study Guide
  • Xeon Phi
    • News
    • Tutorials
    • Intel Xeon Phi Study Guide
  • OpenCL
    • News
    • Tutorials
    • OpenCL Study Guide
  • Web/Cloud
    • News
    • Tutorials
You are here: Home / Featured article / Horst Simon Explains the HPC Slowdown (and Human Brain Scale Simulation)

Horst Simon Explains the HPC Slowdown (and Human Brain Scale Simulation)

February 14, 2015 by Rob Farber Leave a Comment

HPC luminary Horst Simon, the Berkeley Lab Deputy Director, gave a marvelous talk at an HPC meetup event in San Francisco on Feb 10 covering power efficiency and the movement towards exascale computing.

(image courtesy You Tube)

Horst Simon (image courtesy YouTube)

Horst presented data and the conclusion that the June 2008 – June 2013 five-year span marks a turning point where the growth attributed to Moore’s law and parallelism are no longer providing the exponential growth that has been driving high-performance computing for six decades. The lack of turnover in the top ten machines, with this grouping remaining virtually unchanged for two years, provides one piece of supporting evidence.

The following slide shows both the potential and how far conventional computing has to go to reach the power efficency of the human brain. In short, Horst feels that an exascale computer puts us within reach of a real-time human brain scale simulation, but a million times on a million times less power efficient hardware. (Horst was co-author on the paper “The cat is out of the bag: cortical simulations with 10^9 neurons, 10^13 synapses“).

Image courtesy YouTube

(image courtesy YouTube)

 

Horst does see a three of speed jumps that might help in the quest for an exascale machine:

  • Many-core/accelerators
  • 3D
  • Silicon Photonics (SiPh)
(image courtesy YouTube)

(image courtesy YouTube)

Share this:

  • Twitter

Filed Under: Featured article, Featured news, News Tagged With: HPC

Leave a Reply Cancel reply

Your email address will not be published. Required fields are marked *

Tell us you were here

Recent Posts

Farewell to a Familiar HPC Friend

May 27, 2020 By Rob Farber Leave a Comment

TechEnablement Blog Sunset or Sunrise?

February 12, 2020 By admin Leave a Comment

The cornerstone is laid – NVIDIA acquires ARM

September 13, 2020 By Rob Farber Leave a Comment

Third-Party Use Cases Illustrate the Success of CPU-based Visualization

April 14, 2018 By admin Leave a Comment

More Tutorials

Learn how to program IBM’s ‘Deep-Learning’ SyNAPSE chip

February 5, 2016 By Rob Farber Leave a Comment

Free Intermediate-Level Deep-Learning Course by Google

January 27, 2016 By Rob Farber Leave a Comment

Intel tutorial shows how to view OpenCL assembly code

January 25, 2016 By Rob Farber Leave a Comment

More Posts from this Category

Top Posts & Pages

  • Horst Simon Explains the HPC Slowdown (and Human Brain Scale Simulation)
  • Learn how to program IBM's 'Deep-Learning' SyNAPSE chip

Archives

© 2026 · techenablement.com