• Home
  • News
  • Tutorials
  • Analysis
  • About
  • Contact

TechEnablement

Education, Planning, Analysis, Code

  • CUDA
    • News
    • Tutorials
    • CUDA Study Guide
  • OpenACC
    • News
    • Tutorials
    • OpenACC Study Guide
  • Xeon Phi
    • News
    • Tutorials
    • Intel Xeon Phi Study Guide
  • OpenCL
    • News
    • Tutorials
    • OpenCL Study Guide
  • Web/Cloud
    • News
    • Tutorials
You are here: Home / Archives for Xeon Phi / News

SC14 Technical Program and Registration – XSEDE/TACC Resources for Farber Tutorial

July 28, 2014 by Rob Farber Leave a Comment

Register early for Supercomputing 2014 in New Orleans and save up to $275. View the Technical Program online (and register for our tutorial!) The Technical Program fee includes  admission to all conference sessions, exhibits, the Monday night Exhibits opening event, Thursday night event, and one copy of the SC14 proceedings. Click here to view the grid showing access to … [Read more...]

Intel Webinar About “Omni Scale” Next-Generation High-Performance Fabric and Future Directions

July 27, 2014 by Rob Farber Leave a Comment

Register to attend the August 5th webinar by Joe Yaworski from the Intel Technical Computing Group titled, "High Performance Fabrics from Intel - Today and Tomorrow". Intel's thinking about network infrastructure will have a decided impact on the future of HPC given their recent wins on the NNSA (National Nuclear Safety Agency) 42 PF/s Trinity supercomputer plus the NERSC … [Read more...]

42 PF/s Trinity Supercomputer to Use Intel Knights Landing

July 26, 2014 by Rob Farber Leave a Comment

First details on the National Nuclear Security Administration (NNSA) Trinity Supercomputer show that the 42 PF/s system costing $174M USD will run a combination of Intel Haswell and Knights Landing processors. In particular the Intel Xeon Phi devices will use Micron’s Hybrid Memory Cube technology, which will greatly help memory bandwidth and memory capacity limited … [Read more...]

TechEnablement Adds Funding Opportunity Posts via Dr. William Reynolds

July 22, 2014 by Rob Farber Leave a Comment

TechEnablement is pleased to announce that Dr. William Reynolds PhD - an expert in applied scientific computing, funding proposals, and government research, - will be identifying pending funding opportunities for our readership. These posts will round out the TechEnablement content pool to (1) educate readers about the current technology, (2)  plan both applications and … [Read more...]

ARM64 and x86 With OpenMP 4.0 For HPC and Enterprise in GNU and Possibly Clang

July 21, 2014 by Rob Farber Leave a Comment

The OpenMP 4.0 specification is moving quickly to implementation through the GNU toolchain and Clang. TechEnablement reported that GNU 4.9.1 now supports OpenMP in C/C++ and Fortran plus we now have confirmation that OpenMP will run on ARM64 as well, or as Jakub Jelinek wrote, "All architectures where libgomp is supported (which is essentially all which have pthreads)." The … [Read more...]

GCC 4.9.1 Adds OpenMP 4.0 Fortran Support for Multicore

July 20, 2014 by Rob Farber Leave a Comment

Jakub Jelinek <jakub at redhat dot com> posted on July 16th that the GCC 4.9.1 release now supports  OpenMP 4.0 in Fortran (as well as C/C++). This is great news for multi-core programmers. GCC looks to be on-track to become the opensource platform that both Intel Xeon Phi and GPU programmers can use to to test pragma based programming. As reported on techEnablement.com, … [Read more...]

GCC likely to support both OpenACC and Intel Xeon Phi Offload Pragmas in 2015

June 26, 2014 by Rob Farber Leave a Comment

It looks like GCC will be supporting both OpenACC and Intel Xeon Phi offload pragmas in future releases. Perhaps the GNU compiler chain will become the melting pot where OpenACC and OpenMP 4.0 pragmas merge to become a single unified syntax. According to Nathan Sidwell, Director of Sourcery Services at Mentor Embedded, their OpenACC effort is working to “make the underlying … [Read more...]

Intel Knights Landing: Claimed 4x An NVIDIA K40 (on some applications)

June 24, 2014 by Rob Farber Leave a Comment

Joe Curley (Director of Marketing in the Technical Computing Group at Intel Corporation) just completed his webinar on BrightTalk, "The Faster Path to Discovery: New Details on the Intel® Xeon Phi™ Product Family" that disclosed new details on the upcoming Knights Landing massively=parallel chip including a claimed 4x performance improvement over the NVIDIA K40 on some … [Read more...]

Intel Knights Landing Webinar June 24

June 18, 2014 by Rob Farber Leave a Comment

Microway is hosting a webinar, "The Faster Path to Discovery: New Details on the Intel® Xeon Phi™ Product Family" that will cover the next-generation Knights Landing processor on June 24. Register here to attend. … [Read more...]

TACC Intel Xeon Phi – MIC – User Group Meeting July 8-9

June 6, 2014 by Rob Farber Leave a Comment

TACC is hosting a meeting of the Intel Xeon Phi user group (IXPug) in Austin, TX July 8-9, 2014. IXPug has been created to promote the exchange of user experiences in adopting and using the Phi processors. Registration is free and open until July 1, 2014. Attend IXPug to start or enhance your Xeon (X86) programming skills on the Intel Many Integrated Core (MIC) architecture, … [Read more...]

« Previous Page
Next Page »

Tell us you were here

Recent Posts

Farewell to a Familiar HPC Friend

May 27, 2020 By Rob Farber Leave a Comment

TechEnablement Blog Sunset or Sunrise?

February 12, 2020 By admin Leave a Comment

The cornerstone is laid – NVIDIA acquires ARM

September 13, 2020 By Rob Farber Leave a Comment

Third-Party Use Cases Illustrate the Success of CPU-based Visualization

April 14, 2018 By admin Leave a Comment

More Tutorials

Learn how to program IBM’s ‘Deep-Learning’ SyNAPSE chip

February 5, 2016 By Rob Farber Leave a Comment

Free Intermediate-Level Deep-Learning Course by Google

January 27, 2016 By Rob Farber Leave a Comment

Intel tutorial shows how to view OpenCL assembly code

January 25, 2016 By Rob Farber Leave a Comment

More Posts from this Category

Top Posts & Pages

  • Rob Farber
  • NVIDIA GTC'17 announcements make them a complete 'soup to nuts' solution for specialized deep-learning applications
  • Altera OpenCL Programmable FPGA Talks QPI, HMC, and 100G Optical Interconnect
  • Plesiochronous (Loosely Synchronous) Phasing Barriers To Avoid Thread Inefficiencies
  • AMD Firepro S9150 5 TF/s Single, 2.5 TF/s Double-Precision GPU and OpenCL 1.2 Support

Archives

© 2026 · techenablement.com