• Home
  • News
  • Tutorials
  • Analysis
  • About
  • Contact

TechEnablement

Education, Planning, Analysis, Code

  • CUDA
    • News
    • Tutorials
    • CUDA Study Guide
  • OpenACC
    • News
    • Tutorials
    • OpenACC Study Guide
  • Xeon Phi
    • News
    • Tutorials
    • Intel Xeon Phi Study Guide
  • OpenCL
    • News
    • Tutorials
    • OpenCL Study Guide
  • Web/Cloud
    • News
    • Tutorials
You are here: Home / Archives for Intel Xeon Phi

Intel Xeon Phi Optimization Part 1 of 3: Multi-Threading and Parallel Reduction

June 2, 2015 by admin Leave a Comment

This tutorial begins a 3-part series of educational publications on performance optimization in applications for Intel Xeon Phi coprocessors. In this publication, Ryo Asai (a Researcher at Colfax International) and Andrey Vladimirov (Head of HPC Research at Colfax International) will focus on some aspects of thread parallelism implementation in the OpenMP … [Read more...]

Port Some CUDA Codes To Intel Xeon Phi Simply and Efficiently

May 15, 2015 by Rob Farber Leave a Comment

This tutorial shows that it relatively easy to port many CUDA C/C++ source codes to OpenMP. In the past, such efforts were not generally considered worthwhile because of the large performance difference between multicore processors (that use OpenMP) and GPUs. The introduction of teraflop/s Intel Xeon Phi coprocessors eliminated that performance difference, which makes it much … [Read more...]

Rumor – US Bans Intel Xeon Phi Sales in China

April 8, 2015 by Rob Farber Leave a Comment

In the unsubstantiated rumor but worth knowing if true category, VRworld reported that the US government has banned Intel Xeon Phi sales in China. Intel Xeon Phi is the current basis of the 33 PF/s Tianhe-2 supercomputer. … [Read more...]

Intel Xeon Phi Benefits Commercial Engineering Simulation Code

March 12, 2015 by Rob Farber Leave a Comment

ANSYS and Intel worked closely together to optimize the first commercial engineering simulation package multi-core Intel® Xeon® processor E5-2600 v2 and v3 families and the many-core Intel® Xeon Phi™ coprocessor.  Results indicate a 3.1x speedup after upgrading from a Xeon V2 to V3 solution, and a further 1.7x speedup when using an Intel® Xeon Phi™ 7120 coprocessor (or total … [Read more...]

Preparing For Knights Landing – Stay in HBM Memory

February 9, 2015 by Rob Farber Leave a Comment

NERSC published an informative preparatory article for programming the forthcoming Cori supercomputer that notes each Intel Xeon Phi “Knight’s Landing” (KNL) devices will be running in a “self-hosted” mode, meaning that there will be no host/traditional processor. Everything - including the operating system - will run on KNL. This eliminates concerns about data movement as … [Read more...]

MAGMA LU Decompositions, Factorizations, and Eigensolvers for Intel Xeon Phi Coprocessors Released

February 2, 2015 by Rob Farber Leave a Comment

MAGMA MIC 1.3.1  now provides implementations for MAGMA's one-sided (LU, QR, and Cholesky) and two-sided (Hessenberg, bi- and tridiagonal reductions) dense matrix factorizations, as well as linear and eigenproblem solver for Intel Xeon Phi Coprocessors. The MAGMA MIC 1.3.1 release adds Added orthogonal transformations … [Read more...]

Fine-Tuning Vectorization and Memory Traffic on Intel Xeon Phi Coprocessors

February 2, 2015 by Rob Farber Leave a Comment

Andrey Vladimirov at ColFax International has posted source code and a paper, "Fine-Tuning Vectorization and Memory Traffic on Intel Xeon Phi Coprocessors: LU Decomposition of Small Matrices" on the ColFax site. Andrey notes, "Benchmarks show that the discussed optimizations improve the application performance on the coprocessor by a factor of 2.8 compared to the unoptimized … [Read more...]

Register for TACC Webcast Teaching Parallel R Using Intel Xeon Phi

January 28, 2015 by Rob Farber Leave a Comment

Register to learn about using R - and Intel Xeon Phi accelerated R - in your HPC applications via this TACC webcast. For more information about accelerated R see the pdf of the TACC presentation, "High-Performance R". This workshop will introduce participants to data intensive computing using R on Stampede. Prior experience with R is necessary in order to benefit from the … [Read more...]

Automatically Caption Images With Neural Networks and Vector Space Math

December 4, 2014 by Rob Farber Leave a Comment

Imagine a magic algorithm that can create captions that accurately describe an image. The Google authors of, "Show and Tell: A Neural Image Caption Generator" claim to have created a machine-learning algorithm that approaches human-accuracy. If true, the value is clear as conventional text-based search methods can include relevant images as well as text. machine-translation … [Read more...]

Seismic Changes in the Animation Industry

November 25, 2014 by Rob Farber Leave a Comment

TechEnablement caught up with DreamWorks CTO Lincoln Wallen after his plenary invited talk at SC14. We had the opportunity to ask Lincoln about our observation of seismic changes happening within the animation industry as technology enables small and mid-sized businesses to create studio quality animated characters for television,  augmented reality, and eventually for movies … [Read more...]

« Previous Page
Next Page »

Tell us you were here

Recent Posts

Farewell to a Familiar HPC Friend

May 27, 2020 By Rob Farber Leave a Comment

TechEnablement Blog Sunset or Sunrise?

February 12, 2020 By admin Leave a Comment

The cornerstone is laid – NVIDIA acquires ARM

September 13, 2020 By Rob Farber Leave a Comment

Third-Party Use Cases Illustrate the Success of CPU-based Visualization

April 14, 2018 By admin Leave a Comment

More Tutorials

Learn how to program IBM’s ‘Deep-Learning’ SyNAPSE chip

February 5, 2016 By Rob Farber Leave a Comment

Free Intermediate-Level Deep-Learning Course by Google

January 27, 2016 By Rob Farber Leave a Comment

Intel tutorial shows how to view OpenCL assembly code

January 25, 2016 By Rob Farber Leave a Comment

More Posts from this Category

Top Posts & Pages

  • ARM64 with CUDA Early Access Boards Now Available
  • New Catalyst Converts Atmospheric Carbon Dioxide to Methanol
  • Nov 2014 - AFRL will host the 2014 AFRL/Industry Autonomy IR&D TIMs
  • Open Call to Run on the Beacon Intel Xeon Phi System
  • GPU Accelerated Genetic Algorithm Can Plan Drone Missions

Archives

© 2026 · techenablement.com