• Home
  • News
  • Tutorials
  • Analysis
  • About
  • Contact

TechEnablement

Education, Planning, Analysis, Code

  • CUDA
    • News
    • Tutorials
    • CUDA Study Guide
  • OpenACC
    • News
    • Tutorials
    • OpenACC Study Guide
  • Xeon Phi
    • News
    • Tutorials
    • Intel Xeon Phi Study Guide
  • OpenCL
    • News
    • Tutorials
    • OpenCL Study Guide
  • Web/Cloud
    • News
    • Tutorials
You are here: Home / Archives for Intel

Performance Optimization Of Black-Scholes Pricing On Intel Xeon Phi

October 29, 2014 by Rob Farber Leave a Comment

Who would have thought that a mere two hundred lines of code provide so many capabilities! The chapter authors (Iosif Meyerov, Alexander Sysoyev, Nikita Astafiev, and Ilya Burylov) apply their optimization expertise for Intel Xeon and Intel Xeon Phi to calculate the fair prices of a set of European options. They chose this the Black-Scholes calculation for the following … [Read more...]

Efficient Nested Parallelism On Large Scale Systems

October 28, 2014 by Rob Farber Leave a Comment

Choosing right threading library is critical for application performance, as different threading libraries provide significantly different performance behavior, especially when dealing with the complex computer systems as Intel Xeon Phi coprocessor and NUMA Intel Xeon processor machines. Unfortunately, choosing the right threading library is not enough, addition application … [Read more...]

Teams Announced for SC14 Charity Parallel Computing Challenge

October 27, 2014 by Rob Farber Leave a Comment

Intel announced today the competition schedule and the final selection of teams who will participate in the second annual Intel Parallel Universe Computing Challenge (PUCC) at SC14 in New Orleans, November 17-20. Each team will play for a charitable organization to whom Intel will donate $26,000 in recognition of the 26th anniversary of the Supercomputing conference. The 2014 … [Read more...]

NWChem Quantum Chemistry Simulations at Scale

October 27, 2014 by Rob Farber Leave a Comment

This chapter describes the performance of NWChem's CCSD(T) method running on a large-scale hybrid cluster of 460 dual-socket Xeon E5-2600 series nodes each of which is equipped with two Intel Xeon Phi 5110P coprocessor cards (a total of 62.5k hybrid cores). The chapter authors describe how, without any low-level programming, offload transfers and compute kernels have been … [Read more...]

Author Call for Volume 2 Of High Performance Parallelism Pearls

October 24, 2014 by Rob Farber Leave a Comment

James Reinders and Jim Jeffers have opened up proposal submissions for another Intel Xeon and Intel Xeon Phi Pearls book tentatively titled, High Performance Parallelism Pearls – Multicore and Many-core Programming Approaches! It is expected that the submission deadline will be March 7, 2015. Proposal submission can be made here. Don't miss this opportunity to contribute … [Read more...]

Native File Systems on Intel Xeon Phi

October 24, 2014 by Rob Farber Leave a Comment

A teraflop/s computational capability is useless without data. The Intel Xeon Phi family supports a number of file systems including Lustre, NFS, Fraunhofer BeeGFS® (formerly FHGFS), and the Panasas® PanFS® file system. The chapter author, Michael Hebenstreit, also discusses the importance of a correct network setup. He notes in his chapter summary (courtesy Morgan … [Read more...]

Integrating Intel Xeon Phi Coprocessors into a Cluster Environment

October 23, 2014 by Rob Farber Leave a Comment

The chapter authors build on the standard Intel MPSS documentation that provides the information required for workstation installs, but does not provide techniques needed for successful deployment in a cluster environment. Based on multiple authors' many years of experience managing HPC clusters and specific experience with the Intel Xeon Phi coprocessor family since the … [Read more...]

Power Analysis on the Intel Xeon Phi Coprocessor

October 22, 2014 by Rob Farber Leave a Comment

Power has become the limiting factor today on how far we can scale an HPC cluster today. Some cluster installations today are running upwards of 20,000,000 watts (20MW) of power to solve large HPC applications. Power has now taken center-stage as a key challenge we need to address in order to scale a cluster to new levels of high performance. The chapter author,  Claude J. … [Read more...]

Heterogeneous Computing with MPI On Intel Xeon Phi

October 21, 2014 by Rob Farber Leave a Comment

The chapter authors discuss the hardware heterogeneity found in modern clusters and then analyze a  typical Intel Xeon Phi coprocessor accelerated node on the Stampede cluster at TACC, with an eye towards how MPI is used in similar clusters, and the positioning an MPI task within the node. The performance through different communication pathways is highlighted using micro … [Read more...]

Intel Reports 3Q14 Record Quarterly Revenue of $14.6 Billion

October 20, 2014 by Rob Farber Leave a Comment

Intel Corporation today reported third-quarter revenue of $14.6 billion, operating income of $4.5 billion, net income of $3.3 billion and EPS of $0.66. The company generated approximately $5.7 billion in cash from operations, paid dividends of $1.1 billion, and used $4.2 billion to repurchase 122 million shares of stock. "We are pleased by the progress the company is making," … [Read more...]

« Previous Page
Next Page »

Tell us you were here

Recent Posts

Farewell to a Familiar HPC Friend

May 27, 2020 By Rob Farber Leave a Comment

TechEnablement Blog Sunset or Sunrise?

February 12, 2020 By admin Leave a Comment

The cornerstone is laid – NVIDIA acquires ARM

September 13, 2020 By Rob Farber Leave a Comment

Third-Party Use Cases Illustrate the Success of CPU-based Visualization

April 14, 2018 By admin Leave a Comment

More Tutorials

Learn how to program IBM’s ‘Deep-Learning’ SyNAPSE chip

February 5, 2016 By Rob Farber Leave a Comment

Free Intermediate-Level Deep-Learning Course by Google

January 27, 2016 By Rob Farber Leave a Comment

Intel tutorial shows how to view OpenCL assembly code

January 25, 2016 By Rob Farber Leave a Comment

More Posts from this Category

Top Posts & Pages

  • SC15 - Accelerator Use in World’s Top Supercomputers
  • Learn how to program IBM's 'Deep-Learning' SyNAPSE chip
  • NVIDIA Tegra K1 Powered Shield Should Soon Be Available
  • OpenACC Adoption Continues to Gain Momentum in 2016
  • Guide to Get Ubuntu 14.10 Running Natively on Nvidia Shield Tablet

Archives

© 2026 · techenablement.com