• Home
  • News
  • Tutorials
  • Analysis
  • About
  • Contact

TechEnablement

Education, Planning, Analysis, Code

  • CUDA
    • News
    • Tutorials
    • CUDA Study Guide
  • OpenACC
    • News
    • Tutorials
    • OpenACC Study Guide
  • Xeon Phi
    • News
    • Tutorials
    • Intel Xeon Phi Study Guide
  • OpenCL
    • News
    • Tutorials
    • OpenCL Study Guide
  • Web/Cloud
    • News
    • Tutorials
You are here: Home / Featured article / Register for TACC Webcast Teaching Parallel R Using Intel Xeon Phi

Register for TACC Webcast Teaching Parallel R Using Intel Xeon Phi

January 28, 2015 by Rob Farber Leave a Comment

Register to learn about using R – and Intel Xeon Phi accelerated R – in your HPC applications via this TACC webcast. For more information about accelerated R see the pdf of the TACC presentation, “High-Performance R“. This workshop will introduce participants to data intensive computing using R on Stampede. Prior experience with R is necessary in order to benefit from the material provided in the afternoon.

TACC_parallel_R-fs8

Registration open date: 01/28/2015 13:32 CST
Registration close date: 02/13/2015 17:00 CST
Class size restriction: 175 registrants
Contact: Jason Allison
  • Contact phone: 512-475-9238
  • Contact email: jasona@tacc.utexas.edu

Agenda

  1. Introduction to TACC resources for data analysis (lecture)
  2. R GUI/Rstudio and getting started with R on Stampede (lecture/lab)
  3. Basic R features and examples. (lecture/demos)
  4. Lunch Break
  5. Running R in Parallel (lecture/lab)
  6. Hands on with R on Stampede (lab)
  7. Knowing your R job, profiling and tuning (lecture/lab)

Registration Information:

After registering for the course, we will send you instructions on how to configure your XSEDE User Portal Account to access TACC’s HPC systems. If you do not follow the instructions provided prior to Feb 17th 5:00 pm CST, you will still be able to view the presentation but you will not be able to participate in the lab exercises.

Share this:

  • Twitter

Filed Under: Featured article, Featured news, News, News, Web/Cloud Tagged With: Intel Xeon Phi

Leave a Reply Cancel reply

Your email address will not be published. Required fields are marked *

Tell us you were here

Recent Posts

Farewell to a Familiar HPC Friend

May 27, 2020 By Rob Farber Leave a Comment

TechEnablement Blog Sunset or Sunrise?

February 12, 2020 By admin Leave a Comment

The cornerstone is laid – NVIDIA acquires ARM

September 13, 2020 By Rob Farber Leave a Comment

Third-Party Use Cases Illustrate the Success of CPU-based Visualization

April 14, 2018 By admin Leave a Comment

More Tutorials

Learn how to program IBM’s ‘Deep-Learning’ SyNAPSE chip

February 5, 2016 By Rob Farber Leave a Comment

Free Intermediate-Level Deep-Learning Course by Google

January 27, 2016 By Rob Farber Leave a Comment

Intel tutorial shows how to view OpenCL assembly code

January 25, 2016 By Rob Farber Leave a Comment

More Posts from this Category

Top Posts & Pages

  • SC15 - Accelerator Use in World’s Top Supercomputers
  • Learn how to program IBM's 'Deep-Learning' SyNAPSE chip
  • NVIDIA Tegra K1 Powered Shield Should Soon Be Available
  • OpenACC Adoption Continues to Gain Momentum in 2016
  • Rob Farber

Archives

© 2026 · techenablement.com