• Home
  • News
  • Tutorials
  • Analysis
  • About
  • Contact

TechEnablement

Education, Planning, Analysis, Code

  • CUDA
    • News
    • Tutorials
    • CUDA Study Guide
  • OpenACC
    • News
    • Tutorials
    • OpenACC Study Guide
  • Xeon Phi
    • News
    • Tutorials
    • Intel Xeon Phi Study Guide
  • OpenCL
    • News
    • Tutorials
    • OpenCL Study Guide
  • Web/Cloud
    • News
    • Tutorials
You are here: Home / Archives for HPC

Deep-learning Teaching Code Achieves 13 PF/s on the ORNL Titan Supercomputer

April 18, 2014 by Rob Farber Leave a Comment

The deep-learning teaching code described in my book, "CUDA Application Design and Development" [Chapters 2, 3, and 9] plus online tutorials achieved 13 PF/s average sustained performance using 16,384 GPUs on the Oakridge Titan supercomputer. Full source code for my teaching code can be found on github in the farbopt directory. Nicole Hemsoth at HPCwire noted these CUDA … [Read more...]

TechEnablement Adds Study Guides for CUDA, OpenACC, OpenCL, and Intel Xeon Phi

April 17, 2014 by Rob Farber Leave a Comment

Today techEnablement.com has provided study guides to help students "learn to change the world" with supercomputing for the masses  . The study guides cover: CUDA OpenACC OpenCL Intel Xeon Phi … [Read more...]

Intel Xeon Phi for CUDA Programmers

April 16, 2014 by Rob Farber Leave a Comment

Both GPU and Xeon Phi coprocessors provide high degrees of parallelism that can deliver excellent application performance. For the most part, CUDA programmers with existing application code have already written their software so it can run well on Phi coprocessors. The key to performance lies in understanding the differences between these two architectures. Author's note: To … [Read more...]

HPC Balance and Common Sense

April 15, 2014 by Rob Farber Leave a Comment

Key concepts for any procurement, system design, or system analysis are presented in my 2007 Scientific Computing article ( link ). A common sense approach is to keep what works and improve on what doesn’t. In other words, measure the performance characteristics of your current system(s) and keep those characteristics that support your workloads and improve on any that might … [Read more...]

Part 3 of CUDA Supercomputing for the masses

April 14, 2014 by Rob Farber Leave a Comment

Error handling and global memory performance limitations. This article is reprinted from Dr. Dobbs (http://www.ddj.com/hpc-high-performance-computing/207603131). It is still valid as an introductory article. Congratulations! Thanks to Part 1 and Part 2 of this series on CUDA (short for "Compute Unified Device Architecture"), you are now a CUDA-enabled programmer with the … [Read more...]

« Previous Page

Tell us you were here

Recent Posts

Farewell to a Familiar HPC Friend

May 27, 2020 By Rob Farber Leave a Comment

TechEnablement Blog Sunset or Sunrise?

February 12, 2020 By admin Leave a Comment

The cornerstone is laid – NVIDIA acquires ARM

September 13, 2020 By Rob Farber Leave a Comment

Third-Party Use Cases Illustrate the Success of CPU-based Visualization

April 14, 2018 By admin Leave a Comment

More Tutorials

Learn how to program IBM’s ‘Deep-Learning’ SyNAPSE chip

February 5, 2016 By Rob Farber Leave a Comment

Free Intermediate-Level Deep-Learning Course by Google

January 27, 2016 By Rob Farber Leave a Comment

Intel tutorial shows how to view OpenCL assembly code

January 25, 2016 By Rob Farber Leave a Comment

More Posts from this Category

Top Posts & Pages

  • Turn Glasses or Sunglasses into Smart Glasses with Sony Device
  • News
  • PGI/NVIDIA To Develop LLVM-based Open-Source Fortran Compiler for NNSA and Possibly OpenPower
  • Part 1: OpenCL™ – Portable Parallelism
  • Pascal upgrade and Intel Xeon Phi at the Swiss National Supercomputing Centre

Archives

© 2026 · techenablement.com