• Home
  • News
  • Tutorials
  • Analysis
  • About
  • Contact

TechEnablement

Education, Planning, Analysis, Code

  • CUDA
    • News
    • Tutorials
    • CUDA Study Guide
  • OpenACC
    • News
    • Tutorials
    • OpenACC Study Guide
  • Xeon Phi
    • News
    • Tutorials
    • Intel Xeon Phi Study Guide
  • OpenCL
    • News
    • Tutorials
    • OpenCL Study Guide
  • Web/Cloud
    • News
    • Tutorials
You are here: Home / News

Nov. 10 Live and Webcast Hands-On Intel Xeon Phi Training

October 27, 2014 by Rob Farber Leave a Comment

On Monday, November 10, 2014 from 9 AM to 4:30 PM EST Xsede and TACC will present a live AND webcast training event regarding using the Intel Xeon Phis on both the Beacon machine at NICS and the Stampede machine at TACC.  There is no charge for registration, but there are only 16 seats for the live training and 25 75 participants allowed into the zoom webcast. The training will … [Read more...]

Free Online OpenCL FPGA Development Courses By Altera

October 27, 2014 by Rob Farber Leave a Comment

Altera has released a new training course to teach OpenCL programmers how to develop code for FPGAs, "Building Custom Platforms for Altera SDK for OpenCL". This online training will go over all of the necessary steps to create a custom platform compatible with the Altera SDK for OpenCL. Altera recommends completing the following courses: Introduction to Parallel … [Read more...]

Teams Announced for SC14 Charity Parallel Computing Challenge

October 27, 2014 by Rob Farber Leave a Comment

Intel announced today the competition schedule and the final selection of teams who will participate in the second annual Intel Parallel Universe Computing Challenge (PUCC) at SC14 in New Orleans, November 17-20. Each team will play for a charitable organization to whom Intel will donate $26,000 in recognition of the 26th anniversary of the Supercomputing conference. The 2014 … [Read more...]

NWChem Quantum Chemistry Simulations at Scale

October 27, 2014 by Rob Farber Leave a Comment

This chapter describes the performance of NWChem's CCSD(T) method running on a large-scale hybrid cluster of 460 dual-socket Xeon E5-2600 series nodes each of which is equipped with two Intel Xeon Phi 5110P coprocessor cards (a total of 62.5k hybrid cores). The chapter authors describe how, without any low-level programming, offload transfers and compute kernels have been … [Read more...]

Author Call for Volume 2 Of High Performance Parallelism Pearls

October 24, 2014 by Rob Farber Leave a Comment

James Reinders and Jim Jeffers have opened up proposal submissions for another Intel Xeon and Intel Xeon Phi Pearls book tentatively titled, High Performance Parallelism Pearls – Multicore and Many-core Programming Approaches! It is expected that the submission deadline will be March 7, 2015. Proposal submission can be made here. Don't miss this opportunity to contribute … [Read more...]

The MSI WS60 As A Mobile Workstation Teaching Tool

October 24, 2014 by Rob Farber Leave a Comment

After nearly a month of utilizing the MSI WS60 Mobile Workstation  I have to admit I am spoiled by the speed and balance of this system. The clear IPS display is a pleasure to use when mobile and I love the color images on my Dell U3011 screen, courtesy of the NVIDIA K2100M GPU plus the Optimus technology preserves battery life. Speed The following animated gif (repeated 10 … [Read more...]

Native File Systems on Intel Xeon Phi

October 24, 2014 by Rob Farber Leave a Comment

A teraflop/s computational capability is useless without data. The Intel Xeon Phi family supports a number of file systems including Lustre, NFS, Fraunhofer BeeGFS® (formerly FHGFS), and the Panasas® PanFS® file system. The chapter author, Michael Hebenstreit, also discusses the importance of a correct network setup. He notes in his chapter summary (courtesy Morgan … [Read more...]

Integrating Intel Xeon Phi Coprocessors into a Cluster Environment

October 23, 2014 by Rob Farber Leave a Comment

The chapter authors build on the standard Intel MPSS documentation that provides the information required for workstation installs, but does not provide techniques needed for successful deployment in a cluster environment. Based on multiple authors' many years of experience managing HPC clusters and specific experience with the Intel Xeon Phi coprocessor family since the … [Read more...]

Power Analysis on the Intel Xeon Phi Coprocessor

October 22, 2014 by Rob Farber Leave a Comment

Power has become the limiting factor today on how far we can scale an HPC cluster today. Some cluster installations today are running upwards of 20,000,000 watts (20MW) of power to solve large HPC applications. Power has now taken center-stage as a key challenge we need to address in order to scale a cluster to new levels of high performance. The chapter author,  Claude J. … [Read more...]

Intel To Reveal More About HPC Communications Fabric Costs And Choices

October 21, 2014 by Rob Farber Leave a Comment

Register to attend the Oct 28 2014 free webinar by Joe Yaworski (Director of HPC Fabrics at Intel) and Phil Pokorny (CTO at Penguin)  titled, “Enhancing HPC Performance and Investment Through Optimized Fabrics". Intel’s thinking about network infrastructure will have a decided impact on the future of HPC given their recent wins on the NNSA (National Nuclear Safety Agency) 42 … [Read more...]

« Previous Page
Next Page »

Tell us you were here

Recent Posts

Farewell to a Familiar HPC Friend

May 27, 2020 By Rob Farber Leave a Comment

TechEnablement Blog Sunset or Sunrise?

February 12, 2020 By admin Leave a Comment

The cornerstone is laid – NVIDIA acquires ARM

September 13, 2020 By Rob Farber Leave a Comment

Third-Party Use Cases Illustrate the Success of CPU-based Visualization

April 14, 2018 By admin Leave a Comment

More Tutorials

Learn how to program IBM’s ‘Deep-Learning’ SyNAPSE chip

February 5, 2016 By Rob Farber Leave a Comment

Free Intermediate-Level Deep-Learning Course by Google

January 27, 2016 By Rob Farber Leave a Comment

Intel tutorial shows how to view OpenCL assembly code

January 25, 2016 By Rob Farber Leave a Comment

More Posts from this Category

Top Posts & Pages

  • Heterogeneous MPI Optimization With ITAC
  • Implications of OS Jitter on Real-Time Applications for FPGAs, GPUs, and Intel
  • Preparing For Knights Landing - Stay in HBM Memory
  • Pick the Right Wordpress Hosting
  • Oil and Gas Industry Progress Towards Faster, More Power Efficient Reservoir Simulation

Archives

© 2026 · techenablement.com